Abstract-We have designed two ASICs for possible applications in the optical links of a new layer of the ATLAS pixel detector for the initial phase of the LHC luminosity upgrade. The ASICs include a high-speed driver for a VCSEL and a receiver/decoder to extract the data and clock from the signal received by a PIN diode. Both ASICs contain 12 channels for operation with a VCSEL or PIN array.
I. INTRODUCTION

T he Large Hadron CoIlider (LHC) at CERN (Geneva) is
currently the highest energy and luminosity coIlider in the world. However, planning has already been initiated to increase the design luminosity by a factor of five to 5xl0 34 cm'
2S·I. The ATLAS experiment at the LHC plans to add a new pixel layer to the current pixel detector during the 2013
shutdown. As a result, the optical data transmission wiIl require an upgrade to handle the higher data transmission speed. The upgrade for the optical links wiIl be based on VCSEL (Vertical-Cavity Surface-Emitting Laser) and PIN arrays operating at 850 nm as in the current system. In preparation for the upgrade, two new ASICs [1] , a 12-channel VCSEL driver and a 12-channel PIN receiver/decoder, have been designed using a 130 nm CMOS process for this new generation of optical links.
The new ASICs are designed to be used as the driver and receiver/decoder chips of a fiber optic transceiver board, caIled an opto-board. The driver couples to a VCSEL array with the outer four channels designated as spares. The receiver/decoder ASIC couples similarly to a PIN array with the outer four channels designated as spares.
With the inclusion of a remote control interface, this aIlows redundancy in both directions by enabling a signal to be re-routed from a We have characterized the fabricated receiver /decoder and the results will be presented below.
II. PIN RECEIVER/DECODER CHIP
The PIN receiver/decoder ASIC contains twelve PIN diode receiver/pre-amplifiers. We have received the fabricated ASICs. The clock/data recovery circuits of all channels can properly decode the BPM signal with no bit errors for low input PIN currents. Fig. 2 shows the eye diagrams of the recovered data and clock. The rise and fall times are -0.5 ns. The steering circuit functions properly, i.e. signal received at a spare channel can be rerouted through any of the inner eight channels. The power-on reset circuit is also successfully implemented which sets the ASIC to a default configuration with no signal steering.
The PIN current threshold (amplitude) for no bit errors is < 20 /lA with only single channel active. The thresholds are 40-60 /lA for all channels active with or without spares channels being steered over full length of the chip. These are higher than we would like and might be due to the long lead connecting the chip to a PIN diode or problems with the supply routing/decoupling on the circuit board used to test the chip. These problems are under investigation. However, we expect to operate the chip with at least 100 /lA of PIN current to minimize SEU induced by traversing charged particle and hence the above PIN current threshold for no bit errors is acceptable.
We have just irradiated several ASICs with 24 OeV/c protons at CERN to study the radiation hardness and sensitivity to SEU. We will perform a detailed characterization of the chips and report the results at the next NSS. The ASIC was submitted for fabricated last May.
Unfortunately due to problems at the foundry, the wafer was destroyed. We are eagerly awaiting the delivery of a replacement wafer for characterization and irradiation.
IV. VOLTAGE REGULATOR
As mentioned previously, the receiver/decoder circuits, and the DAC and LVDS receivers within the VDC are designed to operate with a 1.5 V supply while the VCSEL driver stage in the VDC is designed to operate with a 2.5 V power supply. In the upgrade scenarios currently being proposed, only one service line is available to deliver DC power to the opto-board.
In response to this we developed a PMOS LDO to generate 1.5 V from the 2.5 V rail. The LDO is adjustable via an external resistor network and is capable of delivering 750 rnA at 1.5 V. We used enclosed layout transistors in the thick oxide technology for radiation tolerance. For cost savings, the LDO was included within the receiver/decoder ASIC. We are awaiting the delivery of this ASIC for characterization and then irradiation to test the radiation hardness.
